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Abstract—Complementary MOS device electrical performances
are considerably affected by the degradation of the oxide lay-
ers and Si/SiO2 interfaces. A general expression for electrically
stressed MOS impedance has been derived and applied within
the nonradiative multiphonon theory of carrier capture/emission
at oxide defects. The capacitance and the conductance of aged
MOS field-effect transistor oxides, and their dependences on bias
voltage, temperature, and stress conditions have been investigated.
Index Terms—Charge trapping, impedance characterization,
multiphonon-assisted (MPA) capture, oxide degradation.
I. INTRODUCTION
THE INFLUENCE of oxide defects in advanced CMOStechnologies is becoming more prominent as aggressive
low-power requirements and high-endurance performances are
targeted. The degradation of both oxide layers and Si/SiO2
interfaces in MOS devices is responsible for uncontrolled
threshold voltage Vth shifts [1], gate transconductance gm
reduction [2], gate leakage [3], Flicker noise [4], and gen-
eral device lifetime reduction by oxide breakdown [5]. More-
over, both defect states and fixed oxide charges affect dc and
ac performances; program/erase dynamics; memory retention;
and endurance [3], [6], [7] of Flash, silicon–oxide–nitride–
oxide–silicon, and nanocrystal memory devices [3], [6], [8], [9].
A standard method in Si/SiO2 defect characterization uses
the well-known capacitance/conductance-voltage (CGV) char-
acterization methods [10]–[12]. The energy distribution of
interface defects in the band gap can be extracted from quasi-
static (QS) and high-frequency (HF) CV curves. Although, in
the past 30 years, CGV methods have been considered reliable
approaches [11], [13]–[15], they had to also face critics by a
part of the scientific community due to the limitations of their
empirical extraction models [10], [16]. Since the formulation
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of pioneering models investigating the impact of defect states
that reside on the semiconductor surface in MOS capacitors
[11], a considerable amount of effort has been devoted to
obtaining a wider understanding of the behavior of deeper traps
in dielectric layers [17], [18]. Most of these latter approaches
rely on the extension of the Shockley–Read–Hall (SRH) recom-
bination theory [19] considering elastic tunneling through the
oxide barrier. Multifrequency CV [14], [15], [18], deep-level
transient spectroscopy [20], [21], trap-assisted tunneling (TAT)
[3], [22], and multifrequency charge pumping [23]–[25] expe-
riences have been analyzed to extract the spatial and energetic
distribution of defects. However, the models adopted in the
aforementioned extractions can lead to major approximations in
the estimation of the total trap density and incorrect temperature
dependence [26]. Indeed, as pointed out in [27], the standard
extension of the SRH recombination theory essentially predicts
a correlation between the time constants and the depthwise
position, which is not experimentally verified.
Carrier capture/emission (C/E) by means of multiphonon-
assisted (MPA) processes [28], [29] have been studied in its
application to TAT in SiO2 [22], [30]–[33] and HfO2 [34]
dielectrics. However, an approach consisting of coupling an
accurate MPA model to physical MOS impedance models
to reproduce trapping effects has not been developed yet. A
general small-signal model for the effects of traps on ac MOS
characteristics has been derived and coupled with an MPA
model integrated in a Poisson–Schroedinger (PS) solver (see
Section II). In Section III, the model is verified on ac measure-
ments on an advanced CMOS technology, and the energetic and
spatial trap distribution profile is discussed in Section IV.
II. MPA TRAPPING MODEL
A. Rate Equation
Defects are distributed in the oxide layer in all spatial di-
rections, and as highlighted in [35], they can have different
energy levels. At a given cut at position x across the oxide
stack, the spatial distribution of traps in the transversal plane
can be related to a wide energy distribution. In this paper, a
time-independent spatial and energy distribution of the defects
NT (x,ET ) in the oxide layer stack has been adopted. We did
not consider the possible change of the distribution versus time,
as it is the case in multistate models linking the carrier C/E
mechanisms with the generation/annealing dynamics, which
0018-9383/$31.00 © 2012 IEEE
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have been developed within the negative-bias temperature in-
stability and random telegraph noise context [36]–[41]. Per-
forming subsequent impedance measurements, we verified that,
once the device has been stressed, no significant degradation or
recovery is added during ac measurements.
The dynamics of trap occupation are controlled by the rate
equation [30], i.e.,
∂ρT (x,ET , t)
∂t
= Φc(x, t, ET )− Φe(x, t, ET )
− Φ˜c(x, t, ET ) + Φ˜e(x, t, ET ) (1)
relating the variation in time of ρT (x,ET , t) with elec-
trons e− (holes h+, respectively) capture and emission flows
Φc(x,ET , t) and Φe(x,ET , t) [Φ˜c(x,ET , t) and Φ˜e(x,ET , t),
respectively]. The trap is assumed to be placed at position x in
the oxide and at energy ET .
In the steady state, the defect occupancy functions are at
equilibrium with the carrier reservoirs (channel/gate). Thus, the
concept of a quasi-Fermi level EF (x) valid in the substrate can
be extended to the trap site at position x. Therefore, summing
left- and right-hand sides of the set of equations expressed by
(1) for each energy level, the rate equation reduces to
∫
ET
gNT (x,ET )
∂fT (x,ET , EF (x, t), t)
∂t
dET
=
∫
ET
[
Φc(x,ET , t) + Φ˜e(x,ET , t)
+− Φe(x,ET , t)− Φ˜c(x,ET , t)
]
dET (2)
where fT (x,ET , EF (x, t), t) expresses the occupation func-
tion of the trap, i.e., the probability a trap placed at energy
ET and position x is occupied by an electron at time t. In
practice, the rate equation includes all the charge trapping fluxes
of the defects located at a given cross section x and at different
energies. The expression of ρT in the left-hand side of (1)
depends on the defect type and has been replaced by one of the
expressions in (20) and (21) of Annex A, with a different defect
charge factor g = {−1,−2}, resulting from the derivative of ρT
(acceptor/donor and amphoteric, respectively).
Typical defects at the interfaces are due to the breaking of
Si–H bonds at Si/SiO2 interfaces (Pb centers). Bulk oxide E ′γ
and E ′δ defects generated by oxide vacancy have been also
detected in amorphous SiO2 [42]. Ab initio density functional
theory simulations indicate that the Si/SiO2 interface should
be considered as a gradual transition from bulk Si to bulk
SiO2 more likely formed of a SixO2(1−x) material [43]. The
extension of this region has been suggested to be ranging from 2
to 10 Å [43], [44] and to present a large number of unpassivated
dangling bonds after electrical stress [45], [46]. Consequently,
a clear distinction between Pb and E ′ defects is difficult to
be established in such a region. However, as discussed later,
amphoteric defects often associated to Si dangling bonds have
been found to dominate the dc stretch-out and ac response in
the electrical characteristics.
Fig. 1. MPA trapping mechanisms considered in the proposed model.
(a) An e− (h+, respectively) from the channel at energy E (E˜ , respectively)
is captured by an inelastic tunneling event through the energy barrier at the
Si/SiO2 interface losing energy ∆E (four C/E fluxes for both e− Φc/Φe and
h+ Φ˜c/Φ˜e are considered). (b) The electron fluxes cross the oxide with direct
and TAT. Similar considerations apply to h+.
B. C/E Flows
The C/E flows Φc/Φe in (1) and (2) and have been obtained
using the theory of nonradiative trapping of carriers by MPA
processes [47], [48]. For amphoteric defects, the e− trapping
flows are expressed using
Φc(x,ET , t) =NT (x,ET ) (1 − fT (x,ET , EF , t))
× τ−1c (x,ET , V (t))
Φe(x,ET , t) =NT (x,ET )fT (x,ET , EF , t)
× τ−1e (x,ET , V (t)) (3)
where τ−1c /τ−1e are the e− C/E rates as detailed in the Annex of
part II (for h+ fluxes, similar expressions hold).
Fig. 1(a) illustrates the MPA tunneling mechanisms involved
and the C/E trapping flows considered at the interface with the
channel (see Annex A when the interface with the gate is also
considered). In the considered model, an e− (h+, respectively)
can be captured (emitted) from (to) the energy level E (E˜ ,
respectively) in a carrier reservoir (gate or channel) to an
unoccupied trap site at energy ET . This transition is assisted
by phonon emission/absorption associated to a structural lattice
energy relaxation ∆E. In the multiphonon theory (see Annex
of part II), the capture rate exponentially depends on ∆E.
Once the carrier is captured, any further structural relaxation or
defect annealing modifying the trap wave function, its potential,
or energy ET , e.g., through metastable states as described
in [35]–[41], is neglected in our model. Consequently, since
the emission occurs from the same trap energy value ET , it
is reasonable to apply the detailed balance principle for the
calculation of the emission rate [see (8) in the Annex in part II].
C. Steady-State DC Regime
In steady-state conditions, i.e., for (∂ρt(x, t)/∂t) = 0, the
solution of (2) provides the value of the quasi-Fermi level
at the trap position. In equilibrium conditions, the calculated
quasi-Fermi level is piecewise constant in the dielectric. In
the proximity of the oxide interface with the gate (channel,
respectively), it remains equal to the quasi-Fermi level in the
gate (channel, respectively). This is consistent with the com-
monly adopted detailed balance hypothesis [19]. In the middle
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of the dielectric, the result of the calculation leads to out-of-
equilibrium conditions with respect to both gate and channel
carrier reservoirs, and therefore, EF varies from the gate value
to the channel one. The role of out-of-equilibrium conditions
on EF is detailed in Part II. The trap occupation fT (x) and
the trapped charges ρT (x) can be calculated supposing a
Fermi–Dirac distribution at the trap position.
Steady-state TAT current calculation requires the fluxes cal-
culation to be performed for the two interfaces and for both the
gate and the channel [L and R in Fig. 1(b)], which are present in
MOS structures and from which tunneling can occur. The fluxes
at the two interfaces (left, L; right, R) are indicated in Fig. 1(b)
as ΦL and ΦR. Both the e− and h+ contributions have been
included in (1). In addition to TAT tunneling mechanisms, for
thin oxides, direct quantum tunneling can occur. The net current
density flowing at one interface is given by
JjTAT(x) =
∫
ET
(
Φjc + Φ˜
j
e − Φ˜jc − Φje
)
dET (4)
where index j = {R,L} has been added and refers to the left or
right oxide interface. The total net steady-state current density
is expressed as
JSSTAT =
∫
x
JRTAT(x)dx = −
∫
x
JLTAT(x)dx. (5)
The direct tunneling current component JWKB has been con-
sidered as well using a Tsu–Esaki model and adopting a WKB
approximation for the determination of the barrier transparency
[49], [50]. The total tunneling current is thus expressed as
JTOT = JSSTAT + JWKB.
D. Transient and AC Analysis
The transient TAT current at time t is represented by the left-
hand side of (1) and is defined as
JTTAT(t) =
∫
x
∫
ET
NT (x,ET )g
δfT
δt
dET dx. (6)
The transient rate equation is solved using a finite-difference
approach for the trap occupation.
From a practical point of view, it is possible to obtain the gate
impedance of the device from a transient simulation, applying a
small sinusoidal signal on the gate. However, such an approach
requires a large computational effort, and thus, an alternate
small-signal model is preferred. Equations for such a model are
described and validated in the following sections.
The total system admittances Y are calculated with
Y (V, ω) = Y V (V, ω) + Y T (ω) (7)
where ω is the angular frequency of the applied sinusoidal sig-
nal V (t) = V0 + v(t). The first contribution Y T (ω) represents
the intrinsic response of the defects at a given ω due to local
quasi-Fermi level variation. The second contribution Y V (V, ω)
corresponding to the influence of the defects on the MOS
charges should be also taken into account. In the calculation
that follows, all references to position x have been intentionally
omitted.
1) Intrinsic-Trap AC Response: A general frequency-
dependent model suitable for multiphonon C/E is formulated,
performing a small-signal analysis of the rate equation in the
Fourier domain. Applying a gate voltage signal V (t), a Taylor
expansion is adopted around the dc point V0, yielding
fT (x,ET , V (t)) ≈ fT0 + δfT
EF (x, V (t)) ≈EF0 + δEF
τ−1 (x,ET , V (t)) ≈ τ−10 + δτ−1 (8)
where fT0, EF0, and τ−10 are the steady-state values of the trap
distribution, quasi-Fermi level, and C/E times.
Considering (2), we replace (∂/∂t) with jω = j2πν and the
expressions of the C/E fluxes in (3) for both holes and elec-
trons. Adding the flux contributions and removing the steady-
state flux contributions, it can be seen that, after mathematical
derivation, (2) reduces to
jω
∫
ET
gδfTNT (x,ET )dET
=
∫
ET
NT (x,ET )
× [(1 − fT0) (δτ−1c − δτ−1e )
+ fT0
(
δτ˜−1c − δτ˜−1e
)− δfT τ−1t ] dET . (9)
In such an expression, we expressed the sum of all the
trapping as a characteristic trap frequency τ−1t , i.e.,
τ−1t = τ
−1
c0 + δτ
−1
c + τ
−1
e0 + δτ
−1
e
− (τ˜−1c0 + δτ˜−1c + τ˜−1e0 + δτ˜−1e ) . (10)
The importance of this quantity relies on its direct relation
with the cutoff frequency of the MOS admittances, as clearly
shown in Section III-A and [26].
Expressing fT (x,ET , V (t)) using Taylor series expansion
around the dc operating point yields to
δfT = −δEF (1 − fT0)fT0
kBT
(11)
and thus
δEF =
kBT
∫
ET
NT
(
δτ−1c − δτ−1e
)
(1 − fT0)dET∫
ET
NT
(
gjω + τ−1t
)
(1− fT0)fT0dET
+
kBT
∫
ET
NT
(
δτ˜−1c − δτ˜−1e
)
fT0dET∫
ET
NT
(
gjω + τ−1t
)
(1 − fT0)fT0dET
. (12)
The admittance component is calculated using the trapped
charge expression in the left-hand side of (2), i.e.,
yT (x, ω) = jω
∂ρT
∂V
= jωg
∫
ET
NT (x,ET )δfT
vac
dET
Y T (ω) =
∫
x
yT (x, ω)dx (13)
where vac is the amplitude of the small-signal pulse.
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Equations (12) and (13) are key equations that have been
derived to compute the total intrinsic trap conductance GT =
Re(Y T (ω)) and capacitance CT = Im(Y T (ω))/ω. In the
derivation of (12) and (13), we have only considered the charge-
trapping fluxes exchanged with substrate R. Extending the
method including the C/E with the gate reservoir L and separat-
ing each contribution between holes and electron components
(see Annex A), leads to consider four admittances yRT (x, ω),
yLT (x, ω), y˜
R
T (x, ω), and y˜LT (x, ω).
Upon the application of a low-frequency sinusoidal signal to
the gate, all traps are expected to respond to the bias voltage
[10]. In such a case, the transient fluxes are considered null,
with the traps reaching the equilibrium with the carrier reser-
voirs whenever the bias voltage changes. Consequently, GT is
null, and the intrinsic QS trap capacitance CT can be defined as
CTDC ≡ CT (ω → 0) =
∂QT0
∂V
=
∂
∫ ∫
ρT0dET dx
∂V
. (14)
As ω increases, the trap C/E rates become comparable with
the frequency of the small-signal component and filling of
defects, and trap response is reduced [10]. When driving the
device at HF, traps do not follow the small-signal voltage
applied to the gate and can be out of equilibrium with the
reservoirs. Consequently, for a given dc bias, the charge density
due to filled traps is a distribution of fixed charges, and only
their influence on device electrostatics is considered.
2) Complete MOS Admittance Model: Trap filling induces
a modification of the electrostatics of the system, affecting
the MOS field-effect transistor bulk and inversion charges QB
and QI . This corresponds to two admittance components Y VGB
and Y VGC, respectively. These quantities do not only depend
on the applied voltage V but also on the total trapped charge
QT = QT0 + δQT (t) and, consequently, on the frequency. The
charges can be linearized using Taylor expansion around the
dc point O (V0, QT0), where the device and the defects are in
equilibrium conditions. For simplicity, the calculation is shown
for QB , the same considerations of which applying to QI (see
Annex A for details on charge partitioning), i.e.,
QB(V,QT , t) = QB(V0, QT0) +
∂QB(V,QT )
∂QT
∣∣∣∣
O
δQT (t)
+
∂QB(V,QT )
∂V
∣∣∣∣
O
v(t) (15)
and the related admittances as
Y VGB(V,QT ) = jω
∂QB(V,QT )
∂V
=
∂QB(V,QT )
∂QT
∣∣∣∣
O
Y T (ω)+jω
∂QB(V,QT )
∂V
∣∣∣∣
O
.
(16)
Two contributions enter in (16). Indeed, recalling (13), we
can notice that the first contribution depends on jω(∂QT /
∂V ) = Y T (ω) with the corrective term (∂QB(V,QT )/
∂QT )|O. This can be determined by expressing the charge
variation as
∂QB(V,QT )
∂QT
∣∣∣∣
O
=
QHFB −QLFB
QHFT −QLFT
=
CGB(ω →∞)− CGB(ω → 0)
CT (ω →∞)− CT (ω → 0) (17)
with QHFB = QB(V, ω →∞) and QLFB = QB(V, ω → 0).
The gate-to-bulk CGB(ω →∞) = QHFB −QB0/vac is cal-
culated from the device electrostatics simulated at V = V0 +
vac with the self-consistent PS solver, when all the traps are
not supposed to respond to the frequency and are considered
as fixed charges. In such a case, they do not follow the small-
signal bias voltage, and their charge distribution remains the
same as the one calculated in dc (modulated through fT0),
as at infinite frequency, the defects do not have the time to
respond to a small-signal voltage variation applied to the gate.
Capacitance CGB(ω → 0) = QLFB −QB0/vac, on the other
hand, is obtained from a PS simulation applying the same dc
voltage V = V0 + vac, with fT calculated from the new bias
conditions. Similar considerations apply for the gate-to-channel
capacitances CGC(ω →∞) and CGC(ω → 0) using QI .
Knowing that the trap response is null at HF (ω →∞⇒
δQT → 0), the second contribution in (16) is
jω
∂QB(V,QT )
∂V
∣∣∣∣
O
=Y VGB(ω →∞)
=GGB(ω →∞)− jωCGB(ω →∞).
(18)
Conductance GGB = ∆(JWKB + JSSTAT)/vac is determined
from the steady-state trap-assisted JSSTAT and the direct tunnel-
ing JWKB current components.
We replace the two contributions with the expressions ob-
tained in (17) and (18). Therefore, (16) can be rewritten as
Y VGB(V,QT ) = −Y T (ω)
CGB(ω →∞)− CGB(ω → 0)
CT (ω → 0)
+ Y VGB(ω →∞). (19)
In other words, the total admittances can be expressed from
the HF term and a correction term proportional to the intrinsic
total trap admittance.
3) AC Model Validation: The proposed ac signal model has
been compared with the transient approach, simulating the
response upon the application of a sinusoidal voltage pulse
and extracting all the displacement currents in the system.
The structure taken into account is a 50-Å-thick SiO2 NMOS
device, where a uniform trap distribution in energy is placed
from the Si conduction and valence-band edges at 2 Å from
the Si/SiO2 interface. Fig. 2 compares the trap response ob-
tained with the two approaches for an amphoteric-like trap
distribution. The displacement currents determined from tran-
sient simulations are used for extracting the admittance com-
ponents of the system. In particular, Y VGB, Y TGB, Y VGC, and
Y TGC have been extracted from the amplitudes of the current
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Fig. 2. Trap (left) capacitance CTCB = Im(Y TCB)/ω and (right) conductance
GTCB = Re(Y
T
CB) calculated with (lines) the ac small-signal model and (sym-
bols) the transient extraction as a function of the ac frequency and for voltages
ranging from 0 to 2.0 V with steps of 0.1 V. The cut frequency is related to
the characteristic trap frequency τ−1t determined with (10). The admittances
Y TCB and Y
T
CB are computed with (13) and partitioning the holes and electrons
following the considerations in Annex A.
Fig. 3. (Black solid line) Applied ac pulse, (red dot-dashed line) channel
displacement current JVGC, and (blue dashed line) trap displacement current
JTGC as a function of time simulated in the transient regime. The calculation of
the admittance component is performed determining a phase shift ∆Φ and the
ratio of the amplitudes between the curves and the applied pulse.
densities JVGB = ∂QB/∂t, JTGB = ∂Q˜T /∂t, JVGC = ∂QI/∂t,
and JTGC = ∂QT /∂t, using Y = |J |/vac exp(j∆Φ); ∆Φ is the
phase shift between J and v(t). In Fig. 3, the applied ac
sinusoidal pulse and the transient current flowing toward the
conduction band upon the application of a small-signal voltage
are shown as a function of time. The admittances are then
extracted from the phase shift ∆Φ and the amplitude of the
response signal with respect to the applied sinusoidal pulse.
III. AC ANALYSIS
AC characteristics of multifingered NMOS devices inte-
grated in a 65-nm technology have been measured using a
HP4284A LCR meter. The transistors have been subject to
electrical stress by applying a positive constant gate voltage
stress through the SiO2 gate dielectric, keeping the other nodes
grounded and varying the duration of pulse tstr and the applied
stress voltage Vstr. This also corresponds to the positive-bias
temperature instability stress condition that NMOS devices are
commonly subject to.
A. CV Characteristics
Figs. 4 and 5 compare the split CV characteristics CGC
and CGB of fresh and degraded devices, after different stress
Fig. 4. Gate-channel capacitance CGC as a function of the bias voltage for
different small-signal frequencies and stress durations. (a) The characteristic
of a fresh MOS device is shown. [(b)–(d)] The device has been stressed for
different conditions using positive constant voltage stress. (Symbols) Measured
results match capacitance values calculated with (lines) the MPA ac model well.
Plots in (e)–(f) indicate results obtained with devices having TOX = 5 nm.
Fig. 5. Identical measurement conditions as in Fig. 4(b)–(d) but showing the
gate-bulk capacitance CGB. Moreover, in this case, the effects are reproduced,
including the frequency dependence of bulk charges in weak inversion.
conditions and at temperature T = 25 ◦C. In Fig. 4(a), the char-
acteristics of an unstressed device having an oxide thickness of
Tox = 65 Å have been fitted without traps in the SiO2 stack.
Different stress conditions have been applied, i.e., tstr = 1000s
at Vstr = 6 V, tstr = 100s at Vstr = 6.7 V, and tstr = 1000s at
Vstr = 6.7 V [see Fig. 4(b)–(d)]. The spatial and energy distrib-
utions are a result of the reverse modeling extraction methodol-
ogy. They have been extracted from measurement results and
taking into account physical considerations. They have been
found to be compatible with both measurement results and
extracted profiles using conventional CGV extraction methods
[10], [12]. The adopted spatial/energetic defect profile has been
modeled with two uncorrelated Gaussian distributions in which
the spatial mean value is placed at 2 Å from the Si/SiO2,
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the energy mean is in correspondence of the Si midgap, the
spatial variance σx is 2 Å, and the energetic variance σE
is 0.6 eV (almost uniform energetic profile in the midgap).
The same profile has been adopted for all the cases. Only
the peak of the Gaussian defect concentration is varied, i.e.,
NT = 1.25 · 1019 cm−3eV−1, NT = 2.45 · 1019 cm−3eV−1,
and NT = 5.72 · 1019 cm−3eV−1 [see Fig. 4(b)–(d)]. In ad-
dition, fixed charges are expected to be stuck in the oxide
during degradation by, e.g., Fowler–Nordheim tunneling [51],
causing a slight rigid voltage shift of the characteristics. The
positive voltage shift varies with the stress condition and re-
mains relatively small compared with the 600- to 700-mV
stretch-out Vth shift due to trap filling, i.e., ∆V = 50 mV,
corresponding to a surface concentration of 1.56 · 1011 cm−2;
∆V = 100 mV, corresponding to 3.12 · 1011 cm−2; and ∆V =
250 mV, corresponding to 7.8 · 1011 cm−2. Both the threshold
voltage shift and the parasitic capacitive component of the traps
are reproduced for a frequency range from 500 Hz to 1 MHz. A
similar extraction has been performed in Fig. 4(e) and (f) on a
device with Tox = 50 Å, stressed for 100 and 1000 s at Vstr =
5.5 V. Minimal variations in the defect concentration energy
profile have been applied. The extracted total trap concentration
is 4.09 · 1019 and 6.45 · 1019 cm−3eV−1, respectively.
As evidenced by CV curves, the following effects attributed
to charge trapping emerge: 1) Inversion/accumulation are de-
layed to higher/lower voltages, i.e., CGC/CGB are subject to
a shift and a stretch-out [10]. 2) The CGC (CGB, respec-
tively) capacitance presents a frequency-dependent increase in
the proximity of the weak-inversion (depletion, respectively)
regions whose amplitude depends on tstr and Vstr. 3) The
CGB capacitance presents a frequency-dependent reduction in
the weak-inversion region in correspondence of effect 2. The
stretch-out of the capacitance in both inversion and accumu-
lation is attributed to defect charging [1] and is correlated to
the amplitude of the peaks in weak inversion and depletion.
Since the CV stretch-out is only caused by a change in the
electrostatics of the system in equilibrium conditions, effect 1
is not dependent on the frequency of the applied pulse.
The C/E rates of the traps have to be considered to explain
the frequency dependence of both CGC and CGB (effect 2). At
a given frequency, only traps with C/E rates higher than the
measurement frequency are able to follow the ac small-signal
voltage. The strong dependence of the rates with respect to trap
depth results from the exponential decrease in the evanescent
carrier wave function in the oxide depth [18]. Wide distributions
of C/E rates in energy have been also obtained. This is high-
lighted in Fig. 6, where the characteristic trap frequency τ−1t ,
calculated with (10), is plotted as a function of trap depth but
also energy. The wide exponential distribution of C/E rates in
energy could be at the origin of an apparent lack of correlation
between the capture rate and the defect depth, as reported in
[27] and [52]. The large exponential decrease in τ−1t in energy
and position also explains the strong frequency dependence of
the intrinsic trap capacitance, i.e., in weak/strong inversion,
traps near the Si conduction band easily exchange carriers with
the channel and their capacitance response is maximum and
saturating. In depletion, both the carrier concentrations and the
cutoff frequency are reduced, with lower frequencies required
Fig. 6. Simulated trap characteristic frequency in depletion. (a) The energetic
and spatial profile is shown. C/E of charges with the substrate increases when
approaching the conduction or valence bands of the channel/gate reservoirs.
The decrease in oxide depth shown in (b) in a cut at E = ESiC is due
to the exponential carrier wave-function penetration, whereas inelastic multi-
phonon events determine the behavior in energy shown in (c) at the Si/SiO2
interface (x = 0 nm). The energy reference adopted is the valence band of the
Si substrate.
Fig. 7. (Symbols) Measured and (lines) simulated CGC capacitance as a
function of applied bias, for different frequencies and temperatures. The mea-
surements are performed in a specific order. Low-temperature measurements at
(a) −40 ◦C and (b) 0 ◦C show a decrease in the trap frequency response and
the narrowing of the capacitive parasitic response. (c) At 75 ◦C, a part of the
defects relaxes due to the long bench stabilization time (10 min), performed
before the measurement. (d) Measured and simulated capacitances at 75 ◦C
with the distribution in (c), highlighting trap recovery.
to scan the traps; consequently, for a given frequency, the
capacitive response decreases. At flat band and in accumulation,
the h+ trapping probability increases, and defects near the Si
valence band having a cutoff frequency higher than the ac signal
frequency can be characterized [53].
B. Temperature Dependence
MPA transitions generally exhibit a strong temperature de-
pendence. CV curves of the stressed device in Fig. 4(f) have
been measured at lower temperatures [see Fig. 7(a) and (b)],
where multiphonon transitions are slower due to the decrease
in the phonon occupation factor. Consequently, the trap cutoff
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Fig. 8. (Symbols) Measured and (lines) simulated conductances as a function
of applied voltage and frequency (from 5 kHz to 1 MHz) for a device with
Tox = 18 Å and after 1000 s of constant current stress at Istr = 10−8 A.
Good agreement is found for both (a) |GGC| and (b) |GGB|. In particular,
the negative peak on GGB in weak inversion is also well reproduced.
frequency decreases, and thus, the trap capacitance measured
at a given frequency is reduced [53]. The magnitude of the
parasitic capacitance contribution and the quantity of stretch-
out remain constant, i.e., the total defect concentration does not
vary for low temperatures.
The CV measurement has been also performed at higher
temperatures. In such a case, the parasitic trap capacitance
is enhanced at intermediate frequencies (i.e., larger spreading
of the curves in frequency). In addition, the evidence of trap
recovery is found in the reduction of both capacitance peaks
and stretch-out effects with temperature increase. This phenom-
enon has been taken into account in the model by decreasing
the trap concentration to NT = 5.72 · 1019 cm−3eV−1. Good
agreement with measurements has been found both in terms of
stretch-out and magnitude of parasitic peaks. In addition, the
spreading in frequency is well aligned with the increase in C/E
rates and of the capacitive response at lower frequencies.
C. GV Characteristics
Fig. 8 presents conductance measurements as a function of
applied voltage performed after 1000 s of positive constant
current stress at Istr = 10−8 A using a device with Tox = 18 Å.
Simulations obtained using NT = 2.8 · 1012 cm−2 are also
shown in Fig. 8(b), with a distribution similar to the one adopted
for Fig. 4. Both channel |GGC| in Fig. 8(a) and bulk |GGB|
conductances in Fig. 8(b) are matching well with measurements
and show the exponential decrease in the peaks in frequency.
Parasitic peaks can be seen on both |GGC| and |GGB|
conductances after 1000 s of electrical stress. In addition to
the positive parasitic peak near the flat band voltage, the
bulk conductance shows a negative parasitic contribution in
correspondence of the peak on GGC in weak inversion. This
indicates the response of the bulk charges to the filling of traps
by electrons and corresponds to the frequency dependence of
CGB in inversion. The magnitude of all the peaks increases at
HF. It should be pointed out that the negative peak on GGB is
generally masked by the rise of GGC in inversion and it cannot
be thus identified only by measuring the total conductance
GGG. Additionally, both the steady-state TAT and the direct
tunneling currents calculated with (5) have been taken into
account. This is particularly evident at higher bias voltages,
Fig. 9. Simulated and normalized capacitive response of traps in oxide depth
and trap energy, for two frequencies (1 Hz and 1 kHz) and two dc voltages in
depletion and accumulation. Lower frequencies scan deeper in the oxide. The
energy reference adopted is the valence band of the Si substrate.
where the conductance increase due to oxide leakage current
is present in both simulation and measurement results.
IV. DISCUSSION
A first relevant question relates to whether trap parame-
ters such as the Huang–Rhys factor and the spatial/energetic
trap distribution can be experimentally determined. Inversely,
could the presented model be used in the interpretation of
measurements, such as CV versus frequency, and capture cross
sections results associated with deep-level oxide defects? Some
authors claim it is possible and interesting to do so [15], [47],
[54], although as pointed out by Stoneham, fitting the defect
parameters with a simplified model would certainly cause a
false illusion of accuracy [55]. This results from the fact that
one tries to describe a complex system using models including
coarse approximations. The parameters should be regarded as
effective values rather than microscopic ones, and the fit may
not be unique.
Nevertheless, some interesting qualitative features can be
investigated concerning the trap charging model, as well as their
energetic and spatial distribution. Using the device analyzed in
Fig. 4(f), the oxide regions contributing to the CV response
have been calculated and shown in Fig. 9, where the capacitive
response normalized over NT (x,ET ) is plotted as a function
of the oxide depth and energy for two different frequencies and
dc voltages.1 This quantity, representing the probed region at
a given dc bias and frequency, should be compared with the
probed region determined in charge pumping (CP) simulations
shown in Part II of this paper.
Fig. 10 shows the effects of the energy variance of ampho-
teric defects localized at the midgap. In Fig. 10(a), for σE =
0.1 eV, the intrinsic trap response is small due to the high cutoff
frequency of midgap traps. When σE increases, interface and
border traps localized near the Si conduction- and valence-band
edges communicate with the channel, and the trap capacitance
1A supplementary color MPEG file showing the probed region for a sweep
on the dc bias is available at http://ieeexplore.ieee.org.
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Fig. 10. Capacitance versus applied voltage curves for different distributions
of defects centered at midgap, where the variance in energy has been applied
from 0.5 to 0.1 eV. The simulated temperature is T = 300 K, and the total
concentration has been kept constant.
Fig. 11. Color plots showing the simulated gate capacitance versus the applied
voltage and the small-signal frequency for three different mean positions of
the spatial trap distribution, from 0.2 to 1 nm. Deeper traps have longer time
constants causing trap C/E with the Si conduction and valence bands of the
gate and channel to decrease.
significantly increases. The same amount of stretch-out can be
observed since the dc electrostatics is only impacted by the total
trap concentration, maintained constant for all the simulations.
The response of deeper defects has been also investigated. In
Fig. 11, the depth of defects in the oxide layer is progressively
increased. Traps located in the middle of the oxide indeed
have a lower frequency response, but they can be characterized
with TAT measurements as they communicate with both the
substrate (high carrier capture probability) and gate reservoirs
(high carrier emission probability) [30].
V. CONCLUSION
Multiphonon models are promising approaches for the in-
vestigation of charge-trapping effects in dielectrics. A general
model for the calculation of MOS impedances and supporting
multiphonon trapping theory has been derived. It includes TAT
and direct tunneling effects across the oxide and intrinsically
accounts for capacitance stretch-out, trap frequency response,
and temperature dependence. Additionally, the frequency-
dependent peaks and the effects of direct tunneling on conduc-
tance curves have been reproduced.
The widespread distribution of trapping rates is responsible
of the strong frequency dependence of the capacitances and
conductances of stressed devices. Correlation between the trap-
ping constants with the ac response in frequency and stretch-
out has been found. This result confirms the measured trap
C/E constants recently reported in literature [40], whose values
range from nanoseconds to months or years.
The proposed model can be used for the physical analysis
of charge-trapping effects, the extraction of trap concentration
from ac characteristics, and for evaluating the quality of di-
electrics in modern nanoscale technologies.
In the previous simulations, the dc operating point for the
ac analysis has been calculated in equilibrium conditions, thus
neglecting all the transient effects present in the real system
when ramping the dc voltage rapidly. However, the model
results indicate that some traps have time constants much higher
than the measurement time between two voltages. Single defect
studies [56], [57] and transient characteristics also indicated the
presence of nonequilibrium conditions. This second extreme
situation is analyzed in the second part of this paper, focused in
particular on out-of-equilibrium transient effects in CP analyses
and hysteresis effects in ac curves.
APPENDIX A
TRAP CHARGE MODELS AND PARTITIONING
As electron spin resonance and scanning tunneling spec-
troscopy experiments [58], [59] extensively demonstrated, Pb
centers exhibit an amphoteric charge nature, being neutral when
unoccupied and have the possibility to capture an h+ or an
e− (+ → 0 → −). In addition, depending on their nature (E′γ ,
E ′δ centers, . . . [35]), oxide/border defects can be acceptor-
like traps, i.e., neutral defects becoming negatively charged
(0 → −) when an e− is captured or an h+ is emitted, or
donorlike traps, which are positively charged defects becoming
neutralized (+ → 0) when an e− is captured or an h+ is
emitted.
The total trapped charge ρT (x, t) for acceptor and donor,
respectively, can be calculated using
ρT (x, t) = −
∫
ET
fT (x,ET , EF , t)NT dET
ρT (x, t) =
∫
ET
(1− fT (x,ET , EF , t))NT dET (20)
where fT (x,ET , EF (x, t), t) expresses the occupation func-
tion of the trap, i.e., the probability a trap placed at energy ET
and position x is occupied by an electron at time t.
Rigorous modeling of amphoteric states with doubled oc-
cupancy would require to account for the Coulombic energy
shift between the (0/−) and (+/0) energy transitions. For
Si dangling bonds, such energy shift can be quite large (e.g.,
approximately 0.75 eV for defects on (111) Si surfaces [60])
and a rigorous calculation would require to determine two
occupation functions f0T and f−T for each occupancy state [61].
However, in order to extend the formalism developed in this
paper to amphoteric-like defects, we neglected the Coulombic
energy and approximate the total charge with
ρT (x, t) =
∫
ET
(1− 2fT (x,ET , EF , t))NT dET . (21)
In Fig. 12, calculations of the gate capacitance have been
performed using donor-, acceptor-, and amphoteric-like de-
fects. The trap capacitive response is observed similar for
donor and acceptor traps, whereas the amplitude is doubled
for amphoteric ones. The main difference between the three
models originates from the rigid voltage shift and stretch-out
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Fig. 12. (a) Low-frequency and (b) HF gate capacitance as a function of
applied voltage for the three charge models, i.e., amphoteric, acceptor, and
donor traps. While acceptor traps and donor traps are stretching out the
capacitance curve in inversion and accumulation, respectively, amphoteric traps
are altering the curves in both inversion and accumulation regions.
that is positive for acceptors in inversion, negative for donors in
accumulation, and positive and negative for amphoteric in both
accumulation and inversion. This latter behavior confirmed by
experiment indicates that trapping mechanisms involving Pb
centers dominate the effects on impedances [1], [12].
Partitioning is required to attribute the trapped charge to its
correct energy band and interface in the calculation of the ac
response. The criteria adopted in this paper consider the net
tunneling fluxes Φn = Φc − Φe between the different bands
and interfaces as weighting factors. Considering the net flux
currents at the two interfaces, the trapped charge ρT can be
partitioned in two components ρLT and ρRT , associated to the
contribution of gate L and of channel R, respectively. The four
net fluxes ΦLn = ΦLc − ΦLe , ΦRn = ΦRc − ΦRe , Φ˜Ln = Φ˜Lc − Φ˜Le ,
and Φ˜Rn = Φ˜Rc − Φ˜Re with respect to the e− and h+ flows at
the left and right oxide interfaces are determined using the
notations in Fig. 1(b). The charge partitioning is obtained using
ρRT = −
ΦRn
ΦLn − Φ˜Ln −
(
ΦRn − Φ˜Rn
)ρT
ρLT =
ΦLn
ΦLn − Φ˜Ln −
(
ΦRn − Φ˜Rn
)ρT . (22)
A similar approach is applied for holes and for weighting the
TAT currents.
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